We describe the implementation of a fluid dynamical benchmark on the 2048 vector node CM-200 parallel computer and on the 1024-node CM-5 computer. The benchmark, the Shallow Water Equations, is frequently used as a model for both oceanographic and atmospheric circulation. We describe the steps involved in implementing the algorithm on the two Thinking Machines Corporation computers and we provide details of performance. We have measured 5.2 Gflops (64-bit arithmetic) and 8.1 Gflops (32-bit) on the CM-200 while the CM-5 delivers 22.1 Gflops (64-bit) and 24 Gflops (32-bit). For comparison, performance of 1530 Mflops was measured for the same algorithm on the CRAY Y-MP/8, and 543 Mflops was measured on the 128-node Intel iPSC/860.
INTRODUCTION
The Shallow Water Equations are a standard model for atmospheric and oceanographic processes. Implementations of the algorithm have been used as benchmarks for vector and parallel supercomputer performance for many years [1] [2] [3] [4] [5] .
The Shallow Water code is very memory intensive, involving 14 variables per grid point, and accesses these using nine-point stencils, non-linear expressions and essential divisions. The combined effect provides a decidedly non-trivial test of any computer system. We have recently implemented the benchmark on the CM-200 and CM-5 supercomputers and report on the results in this paper.
The tests were run on a CM-200 at Thinking Machines Corporation and on the CM-5 at Los Alamos National Laboratory. Measured CM-200 performance was 5.25 Gflops (64-bit) and 8.09 Gflops (32-bit). Measured CM-5 performance was 22.1 Gflops for 64-bit and 24 Gflops for 32-bit computations. Numerical results agreed to high precision with those from other machines. We expect that even higher per-node CM-5 performance could be achieved by utilizing explicit optimizations. In fact the current TMC compiler, CMF 2.0, does a poor job of optimizing certain types of memory access. The worst case is the cshift operator which makes a complete copy of its array argument even if only local memory accesses are used. A new compiler release 2.1 will apparently overcome these inefficiencies.
We compare the performance announced here with the CRAY X-MP/4 which solves the equations at a rate of 560 Mflops on 4 processors, and with the CRAY Y-MP/8 where 1530 Mflops is attained.
THE CM-200 and CM-5 SUPERCOMPUTERS
The CM-200 SIMD computer is a scaled up version of the original CM-2 computer. As with the CM-2, the CM-200 features 64K bit-serial processors, and 2K floating point Weitek vector processors, interconnected to form a hypercube. There are 16 bit-serial processors on a chip, and pairs of chips share a vector processor. In typical use, 32 processors sharing a Weitek each send one or more floating point numbers to the Weitek, which returns a result operand to each processor. Because operands are supplied in bit-serial fashion by the processors but are expected in standard floating point format by the Weitek, a transpose of the incoming 32-bit wide bit-stream is required before data is provided to the Weitek. This is accomplished by a special Sprint chip, without user intervention.
The CM-5 computer is a MIMD parallel computer featuring up to 1024 nodes and a fat-tree interconnection network. Each node consists of a Sparc scalar processor, 4 DASH vector units (each with a peak rate of 32 Mflops) and 32 MBytes of shared memory.
The CM-200 software used here consists primarily of the CMF Fortran compiler which supports the array extensions of Fortran 90, plus several compiler directives that control CM-200 and CM-5 specific actions such as data placement and layout. In the case of the CM-200 there are two alternate modes of programming known as the Paris and Slicewise models respectively. The Paris model focuses on the 64K bit-serial processors (or their representation as an even larger number of virtual processors). All data is stored on these processors and is sent to the vector nodes for immediate return of operands as needed. In the Slicewise model the system is regarded as an assembly of 2048 vector nodes, each of which has a set of vector registers, and a large more expensive main memory storage (the memory associated with the bit-serial processors). The compiler recognizes the Slicewise model by generating code that attempts to maximize use of the vector registers, returning results to main memory only when absolutely essential.
The CM-5 environment used here is also based on the use of the CMF compiler. Thus the CM-5 is regarded as a SIMD architecture and in that case any valid CM-200 program will run unchanged on the CM-5. There is no concept of Paris model for the CM-5 -the standard model corresponds to the Slicewise model for the CM-200.
We have also implemented the Shallow Water Equations using the MIMD CMMD message passing environment. Unfortunately it is not yet possible to use the vector nodes when using CMMD because node vector compilers for Fortran (F77 or F90)
have not yet been released. Therefore CMMD programs can currently use only the scalar Sparc processors located at each node. Resulting performance is not reported on here since it is not a realistic estimate of CM-5 capabilities.
THE SHALLOW WATER EQUATIONS BENCHMARK
As an example of the current capabilities of the CM systems, we describe the implementation of a standard two-dimensional atmospheric model -the Shallow Water Equations -on the machines. These equations provide a primitive but useful model of the dynamics of the atmosphere. Because the model is simple, yet captures features typical of more complex codes, the model is frequently used in the atmospheric sciences community to benchmark computers [1] [2] . Furthermore, the model has been extensively analyzed mathematically and numerically [6] [7] .
The Shallow Water Equations, without a Coriolis force term, take the form
where u and v are the velocity components in the x and y directions, P is pressure, ς is the vorticity: ς = ∂v / ∂x − ∂u / ∂y, and H , related to the height field, is given by:
A scaling of the equations results in a slightly simpler format. Introduce mass fluxes U = Pu, V = Pv and the potential velocity Z = ς / P, in terms of which the equations reduce to:
DISCRETIZATION
We have discretized the above equations on a rectangular staggered grid with periodic boundary conditions. The variables P and H have integer subscripts, Z has half-integer subscripts, U has integer and half-integer subscripts, and V has half-integer and integer subscripts respectively.
Initial conditions are chosen to satisfy ∇ ⋅ v = 0 at all times. We time difference using the Leap-frog method. We then apply a time filter to avoid weak instabilities inherent in the Leap-frog scheme:
+ f (n −1) ), where α is a filtering parameter. The filtered values of the variables at the previous time-step are used in computing new values at the next time-step. For a complete description of the discretization we refer to [1] .
SERIAL FORTRAN IMPLEMENTATION
The Fortran code implementing the above algorithm involves a 2D rectangular grid with variables:
There are three main loops, two corresponding to the Leap-frog time propagation of various quantities, and one for the filtering step. Execution of these three loops completes a single time step, which is then repeated until the desired temporal simulation interval has been achieved. A typical code sequence, used in the updating of the U, V and P variables, is:
10 continue Each such loop is followed by code to implement the periodic boundary conditions. In the above case, the corresponding boundary code takes the form:
Note that there are such loops for both the horizontal and vertical boundaries, and in addition some corner values are copied as single items.
Excluding the boundary computations, the three major loops in a time step involve 65 arithmetic operations per grid point. Furthermore 14 physical variables must be stored per grid point, which significantly limits the largest grid size that can be accommodated in a single node.
CM IMPLEMENTATION
Since the algorithm involves rectangular grid arrays, and a nine-point stencil, the parallelization of the code is straightforward on the CM-200 or CM-5 under CMF. All arrays are declared as CMF arrays of the appropriate size without reference to the number of processors actually in use. The compiler automatically assigns arrays to processors in an efficient away, preserving locality of rectangular array elements. The primary code modification required is to rewrite all arithmetic on arrays elements using F90 array operations. Most importantly, all indexing offsets are replaced by cshift array operations. For example we replace u(i, j + 1) by cshift(u, 2,1). Normally periodic boundary conditions require copying data between processors at opposite edges of the processor array. In the case that a grid dimension is a power of two, the periodic boundary condition in the corresponding dimension may be implemented by in-memory copying, rather than by communication.
On the CM-200 we have used three strategies for parallelizing the code, which we refer to as using Paris, Slice and SerialSlice models. On the CM-5, the Paris model does not make sense so we used only the Slice and SerialSlice models. We now explain the ideas behind these approaches.
Paris Model
The Paris model represents the code in the obvious way as a F90 program which is then compiled using the -paris compiler option. In this model each arithmetic operand is fetched from CM memory, and transposed in the Sprint chip before partaking in an operation. Immediately after the operation the result is re-transposed and transmitted to CM memory. There is consequently significant internal data traffic and delay between bit-serial and vector processors. Until the advent of the Slicewise compiler this was the only way to program the CM-2 and CM-200 computers.
Slice Model
The Slice model modifies the code slightly to recognize the need for vector register allocation. Specifically we declare variables to store various communicated quantities -for example a variable uw might be used to store the values of u to the west, as returned by uw = cshift(u,1, −1) , and similarly for other quantities and directions. Thus we first prefetch the needed quantities by assignment to these "register variables". The compiler then (hopefully) assigns the quantities to vector registers allowing a block of F90 arithmetic-only code to execute unimpeded by the need to get involved in data transpositions between vector and bit-serial format (as occurs automatically for the Paris case). To accomplish this the code must be compiled with the -slicewise switch. The prefetching aspect is not essential here -in principal the compiler can do this. However early releases of the slicewise compiler were not so sophisticated and as a result we handcode the prefetches as described above. There is a limitation to the effectiveness of the Slice model related to the number of available vector registers.
SerialSlice Model
The idea behind the SerialSlice model is that the communication inherent in the Shallow Water Equations should only occur on the boundary of rectangular grids. In both the Paris and Slice models, all points are treated equally and because the CM-200 is a SIMD system, communication is actually performed at every grid point. To overcome this we introduce an explicit decomposition of the grid into rectangular subgrids as one might do on a MIMD messaging passing system. Specifically let the global periodic grid for the Shallow Water Equations be an Mx × My grid, and assume that we subdivide it into a Px × Py array of subgrids, each of size Nx × Ny. We can then perform the required Shallow Water Equation computation by looping sequentially over the grid points of each subgrid. Additionally on the boundary of each subgrid we must execute cshift communication operations to obtain data from the neighboring processors. A standard organization is to provide an extra boundary row and column surrounding each subgrid, into which these neighbor boundary data are copied. Parallelism may now be exploited either by parallelizing the loop within each subgrid or by parallelizing across the subgrids -executing operations at all corresponding grid-points of subgrids simultaneously. We will choose this latter route, which is therefore called SerialSlice because it is Serial within subgrids but parallel (and using the slicewise model) across subgrids.
A convenient way to parallelize across subgrids is to introduce two extra indices for each array. The first two indices are then used to represent location within a subgrid while the other two are used to represent the 2D array of subgrids. The intent to process the first two dimensions serially may then be signaled to the compiler by a layout directive: 
PERFORMANCE RESULTS: CM-200
CM-200 performance is presented in Table 1 . The measurements were made on systems of 16,384 processors, but all mflops results in the table have been scaled to a system of full size (65,536 processors). The algorithm described here should, and does, scale linearly on the CM-200, as we have checked carefully up to 65,536 processors. The most striking feature of these results is the importance of using the SerialSlice model. Indeed this method is seen to be about 2.5 times faster than the Paris model for both 32-bit and 64-bit results. As discussed earlier, the SerialSlice model introduces an additional parameterization of the computation in terms of the grid size of the serial grid. Performance depends strongly on the dimensions of that grid. As the serial grid increases in size, its perimeter becomes smaller in relation to its area, resulting in increased communication efficiency. On the other hand one does not want the serial grid to become too large because then the available parallelism across distinct subgrids will be reduced to the point that the vector nodes can no longer operate at peak performance. We have studied this effect in order to find the optimal serial grid size and we present the results for a typical case in the graph below. 
PERFORMANCE RESULTS: CM-5
CM-5 systems with vector nodes became available only in the last month. we have made preliminary measurements using both 64 node and 1024 node systems. Table  2 presents the results, including both 32-bit and 64-bit floating point arithmetic.
handled directly (i.e. without SSD coding). The CRAY-Y-MP with 8 processors runs the Shallow Water Equations at 1,530 Mflops on a 512 2 grid. The iPSC/860 performance was 543 Mflops on 128 nodes using the largest grid size that would fit in memory. Finally SUPRENUM-1 performance of 1280 Mflops was measured on a 256-node machine, again using the largest grid possible. The rationale for using such large grids is that the benchmark is a guide to behavior of realistic 3D applications where such grid sizes would be quite realistic. From the performance viewpoint, it is essential to use a maximal grid size per processor in order to minimize the interprocessor communication overheads. The CRAY measurements were made by Dr. R. Sato of the National Center for Atmospheric Research. The iPSC/860 and SUPRENUM results are described in more detail in [5, 10] . 
